The Tool Desk
Outbyte Driver Updater FREEScan for outdated or missing drivers - takes under a minuteDriver Scan →Outbyte PC Repair FREEClear out junk files and repair common Windows errorsFree Scan →Xilinx open-sourced the Vitis HLS front-end in March 2021—not the complete FPGA implementation flow. Engineers can still use AMD’s current Vitis HLS to turn C/C++ functions into RTL, but FPGA-specific implementation remains tied to proprietary tools and applicable Vivado licensing.
What did Xilinx open-source?
In March 2021, Xilinx released the Vitis HLS front-end on GitHub. The front-end is the part that processes high-level C/C++ input; the Xilinx-specific FPGA optimization and layout back-end remained proprietary. Calling the whole Vitis HLS implementation flow open source would therefore overstate what changed. EE Times reported the announcement on March 9, 2021.
The opening was meant to make HLS customization and community contributions more accessible, encourage libraries and partner integrations, and give researchers access to the front-end. EE Times also cited a Silexica SLX plugin that extended transformations in Vitis HLS 2020.2. These are examples and stated ecosystem goals, not evidence of a measured increase in adoption.
What Vitis HLS does today
AMD describes Vitis HLS as a tool that synthesizes a C/C++ function into RTL for FPGA programmable logic and integrates with Vivado for synthesis and place-and-route. Its output can be used in more than one kind of workflow. The 2026.1 tutorial describes exporting either a Vivado IP archive (.zip) for IP-based integration or a Vitis kernel (.xo) for an acceleration flow. AMD’s Vitis HLS page and 2026.1 documentation cover the tool and its outputs.
Recommended Free Tools
#1 Best Overall
- Designed for students and beginners looking to understand Digital Logic, fundamentals of FPGAs
- Features the Xilinx Artix 7 FPGA compatible with Vivado Design Suite WebPACK Edition (free download available from Xilinx)
- On board user interfaces include 16 user switches, 16 LEDs, 5 user pushbuttons, and a
- Expansion opportunities with four Pmod ports including 3 standard 12-pin Pmod ports and 1 dual
- Does NOT ship with micro USB cable
What is free, and what needs a license?
AMD’s licensing statement distinguishes C-level work from generated-RTL implementation: “No license required for C synthesis/simulation; compilation of generated RTL will require a valid Vivado license.” In other words, engineers can synthesize and simulate C without a license, but the later step of compiling the generated RTL requires a valid Vivado license. AMD’s product page states this boundary.
Some reporting features have their own requirement: AMD’s 2026.1 licensing guide says the Dataflow viewer requires a Vitis HLS license. An AMD account is also required to download installation files. See the 2026.1 license requirements for the documented distinctions.
Rank #2
- Arty A7 comes in two FPGA variants: Arty A7-35T features Xilinx XC7A35TICSG324-1L. Arty A7-100T features the larger Xilinx XC7A100TCSG324-1.
- Internal clock speeds exceeding 450MHz, On-chip analog-to-digital converter (XADC), Programmable over JTAG and Quad-SPI Flash
- 256MB DDR3L with a 16-bit bus @ 667MHz, 16MB Quad-SPI Flash, USB-JTAG Programming circuitry, Powered from USB or any 7V-15V source
- 10/100 Mbps Ethernet, USB-UART Bridge
- 4 Switches, 4 Buttons, 1 Reset Button, 4 LEDs, 4 RGB LEDs, 4 Pmod connectors, shield connector
How the tool has evolved
Vitis HLS remains an actively maintained AMD product, with releases listed through 2026.1. Recent additions include C++17 support introduced in 2025.1, direct-I/O modeling, arbitrary-precision floating point, and dataflow and AXI enhancements. The 2026.1 release adds array-partition and burst capabilities as well as a performance pragma. Consult AMD’s current Vitis HLS page for release-specific details; capabilities can differ by version.
Independent reader supportYour contribution helps us test, update, and keep practical guides available for everyone.Where to learn Vitis HLS
AMD maintains the pp4fpgas repository, which presents Parallel Programming for FPGAs as an open-source book with examples for Vitis HLS rather than discontinued Vivado HLS. The repository says its examples are regression-tested against matching Vitis releases and includes a 2026.1 branch. Matching the examples to the release you use can help avoid version-related differences.
Quick Recap
Best Value
- Digilent Basys 3 Artix-7 FPGA Trainer Board: Recommended for Introductory Users
Rank #4
- The best way to get started with FPGAs: Using a simple board with projects that build on eachother, now anyone can get started with FPGA development!
- Fun peripherals available: With 4 LEDs, 4 push-buttons, 7-segment display, USB connector, a VGA connector, and a PMOD (for expansion) you can have dozens of fun projects available to you out of the box!
- Works with Verilog and VHDL: No matter which programming language you want to get started with, the Go Board will work for you!
- No extra device required: Simply plug the Go Board into a USB port and go! Getting started with FPGAs has never been easier.
- Works with all operating systems: Windows, Mac, Linux
Rank #3
- [FPGA Chip] GW2AR-18 QN88 FPGA Chip containing 20736 LUT4 logic cells and 15552 Filp-Flops.There are 2 PLL in this FPGA chip, and many DSP units supporting 18 bit x 18 bit multiplication
- [Onboard Debugger ] Sipeed Tang Nano 20K Development Board support JTAG for FPGA, USB to UART for FPGA,USB to SPI for FPGA communication, Control MS5351 generate frequency
- [USB2.0 HS interface] The 27MHz crystal generates the clock for HDMI display, onboard MS5351 clock generating chip also provides mutiple clocks.Support Serial communication, high-speed SPI reception.
- [Application scenarios] Tang Nano 20K Open source Development Board supports game console emulators, drives RGB screens, multiple display outputs, 20K LUT4, RISC-V soft-core experiments.
- [Wiki] "dl.sipeed.com/shareURL/TANG/Nano_20K/1_Datasheet";Any after-Sales Privems, Please Contact us by click "Waypondev" store and ask a question or leave the message in our forum by "forum.youyeetoo .com/".
What the 2021 opening did—and did not—mean
- It opened the front-end: the C/C++ processing component became open source.
- It did not open the full implementation stack: the FPGA-specific optimization and layout back-end remained proprietary.
- The product continued to develop: AMD lists Vitis HLS releases through 2026.1, with new language and flow features.
- Licensing depends on the task: C synthesis and simulation do not require a license, while generated-RTL compilation and selected reporting features have requirements.
Product prices and availability are accurate as of the date/time indicated and are subject to change. Any price and availability information displayed on Amazon at the time of purchase will apply.
