Free tools Windows power users keep installed
One-click scans. No signup required.
SiFive’s $400 million Series G is a bet on customizable RISC-V processor IP for future data-center systems—not the launch of a retail CPU or proof that agentic AI has already created a measurable CPU shortage. Announced on April 9, 2026, the round is intended to accelerate SiFive’s high-performance data-center roadmap, software ecosystem and customer enablement.
What SiFive announced
SiFive said its oversubscribed Series G raised $400 million, led by Atreides Management, and valued the company at $3.65 billion. The company also named Apollo Global Management, NVIDIA, Point72 Turion and T. Rowe Price Investment Management, Inc. among participants; Prosperity7 Ventures and Sutter Hill Ventures were repeat investors. These financing and valuation figures and investor details are SiFive’s statements in its April 9, 2026 announcement.
The funding is aimed at developing future products and ecosystem support. It is not evidence that a new SiFive data-center CPU is already shipping, nor does the round itself demonstrate that the company has won a defined share of the server market.
What SiFive sells—and what RISC-V means
SiFive primarily licenses processor technology and other IP that customers can use to design their own chips and systems. It says it earns revenue through upfront licensing fees and royalties and does not manufacture semiconductor chips itself. In this context, a “SiFive CPU” generally means processor IP incorporated into a customer’s chip, not a retail desktop processor. SiFive’s explanation of its business model distinguishes its proprietary designs from the open RISC-V standard on which they are based.
#1 Best Overall
- Flexible MCU Board: Incorporate the ESP32-C3 32-bit RISC-V chip, operating up to 160 MHz, mounted multiple development ports,
- Developer Friendly: Compatible with Arduino IDE, MicroPython, CircuitPython, PlatformIO, ESP IDF, Zephyr, Matter, ESPNow, Meshtastic, WLED, ESPHome, Home Assistant, Ubidots
- Outstanding RF performance: Complete Wi-Fi functions and Bluetooth Low Energy, while supporting communication over 100m with anFL antenna
- Elaborate Power Design: 4 working modes as low as 44 μA in deep sleep mode, while supporting lithium battery charge management
- Thumb-sized Design: 21 x 17.5mm, Seeed Studio XIAO series classic form factor
RISC-V is an open instruction-set architecture (ISA), the underlying set of instructions software uses to communicate with a processor. An open ISA gives designers room to build implementations for particular needs; it does not mean every implementation is open or that the processor IP is free. SiFive licenses its own designs. RISC-V International’s 2025 annual report describes the standard’s global governance and notes that commercial users can license pre-verified processor IP to reduce verification barriers.
Where SiFive plans to invest the money
SiFive says the financing will accelerate its high-performance data-center roadmap and expand engineering. Its announced priorities span three connected areas:
Rank #2
- CH32V003 Development Minimum System Board for Nano RISC-V CH32V003F4U6 Chip TYPE-C USB 22Pin
- on-board 24MHz Crystal oscillator
- Power by TYPE-C USB
- Processor and system IP: advanced R&D for scalar, vector and matrix RISC-V CPU, accelerator and system IP.
- Software: ecosystem development, including work building on CUDA, Red Hat and Ubuntu ports.
- Customer enablement: collaboration around NVIDIA NVLink Fusion and support for customers developing systems.
These are company-stated investment priorities, not a list of completed products or deployments. SiFive’s announcement describes the plans and their intended direction.
Why agentic AI could make CPUs more important
AI accelerators do the intensive computation behind many AI workloads, but they do not eliminate the need for CPUs. CPUs manage system-level activity, including coordinating work and handling the branching logic that connects tasks, services and accelerators. SiFive’s thesis is that systems using AI agents—which can plan and execute multiple steps—may increase this orchestration work, making CPU performance and power efficiency more consequential.
Rank #3
- The ESP32-C3 SUPERMINI is positioned as a high-performance, low-power, cost-effective IoT mini development board, suitable for low-power IoT applications and wireless wearable applications
- It is equipped with a rich set of interfaces, including 11 digital I/Os that can be used as PWM pins and 4 analog I/Os that can be used as ADC pins.
- It supports four serial interfaces, including UART, I2C, and SPI.
- The ESP32-C3 features a 32-bit RISC-V CPU, including an FPU (Floating Point Unit) capable of 32-bit single-precision
- Package: 2PCS ESP32-C3 MINI Development Board ESP32 SuperMini ESP32 C3 WiFi Module
The company also argues that an open, customizable architecture could let hyperscalers tailor processor designs to their workloads, particularly as data centers face power constraints. SiFive Chairman and CEO Patrick Little said: “Hyperscale customers have made it very clear that it is time to accelerate the availability of open standard alternatives for the datacenter. Their consistent ask is for customizable CPU solutions in IP form, that will enable them to meaningfully differentiate their datacenter compute solutions,” the company reported in its financing announcement. The statement is SiFive’s account of customer feedback; it does not identify those customers.
That argument is a strategic rationale, not an independently measured forecast. The available material does not quantify agentic-AI CPU demand or provide like-for-like benchmarks comparing SiFive designs with x86 or Arm data-center systems. SiFive co-founder and CTO Yunsup Lee has described the idea as “Elastic Compute” for complex, branchy logic and power efficiency, but that is the company’s view of a developing opportunity, not a measured market result.
Rank #4
- ESP32-C6 WiFi 6 microcontroller development board adopts ESP32-C6-WROOM-1-N8 module, which is equipped with RISC-V 32-bit single-core processor, up to 160MHz main frequency, built-in 8MB Flash
- Integrates WiFi 6, Bluetooth 5 and and IEEE 802.15.4 (Zigbee 3.0 and Thread) wireless communication, with superior RF performance
- Integrates rich peripherals including SPI, UART, I2C, I2S, LED PWM, SDIO and other interfaces, compatible with the pinout of ESP32-C6-DevKitC-1-N8 development board, more convenient to use and expand a variety of peripheral modules
- Onboard CH343 and CH334 USB HUB chips, supports USB and UART development at the same time via a USB-C port
- Comes with online examples and tutorials for ESP-IDF development environment
What the existing software work does—and does not—show
Development boards and operating systems
SiFive’s April 2026 blog describes the HiFive Premier P550 as a development board based on its Gen 1 Performance CPU IP. The company says NVIDIA committed to port CUDA to SiFive/RISC-V, Red Hat ported Red Hat Enterprise Linux 10, and Canonical ported and optimized Ubuntu for out-of-box support. These are ecosystem milestones on development hardware; the P550 is not the announced data-center platform or a finished agentic-AI server. SiFive’s account is in its April 9, 2026 blog.
BigSky and accelerator connectivity
SiFive’s press archive says its BigSky data-center development platform supports hands-on software porting, workload tuning and validation for hyperscaler customers and ecosystem partners. In a September 15, 2026 item, the company said it and AMD demonstrated AMD ROCm 10.0 running on BigSky. That demonstrates software activity on a development platform; it does not, on its own, establish general availability or large-scale production deployment.
What’s actually slowing this PC down?
Pick the symptom - the matching free tool is one click away.
Best Value
- Ample PSRAM Storage – The development board offers 8MB PSRAM, providing substantial extra memory for handling more complex tasks, large data buffers, and advanced processing.
- Enhanced Multi-Tasking Capability – With the additional 8MB PSRAM, the ESP32-C5-WIFI6-KIT can efficiently manage multiple protocol stacks simultaneously, ensuring smooth operation in multi-tasking IoT environments.
- Support for Medium-Load Applications – The 8MB PSRAM allows the ESP32-C5 to handle medium-load applications more effectively, making it ideal for scenarios requiring real-time data processing or continuous communication.
- Seamless Performance – The increased memory improves the overall performance and responsiveness of the device, particularly when running applications with larger memory footprints or more demanding computations.
- Future-Proof for Complex Projects – With 8MB of PSRAM, developers are better equipped to build scalable, high-performance solutions that support both current and future IoT use cases, offering flexibility for future-proofing designs.
The archive also lists a January 15, 2026 announcement about NVLink Fusion connectivity between SiFive compute platforms, NVIDIA GPUs and other accelerators. It describes infrastructure enablement, not a confirmed shipping customer system. Both items are listed in SiFive’s press archive.
Independent reader supportYour contribution helps us test, update, and keep practical guides available for everyone.How to judge whether this becomes a serious CPU alternative
The financing signals that SiFive and its investors see an opportunity in data-center CPU IP as AI systems evolve. Whether RISC-V becomes a competitive option for a particular deployment depends on evidence beyond funding or software demonstrations. Buyers and developers should assess:
- Workload fit: whether the processor performs the actual orchestration, networking, storage or other tasks required by the system.
- Measured performance and power: comparable results under relevant workloads, including energy use—not architectural claims alone.
- Software readiness: operating-system, compiler, library and application support for the intended environment.
- Integration: how the processor connects to accelerators and the rest of the system, and what engineering work that requires.
- Production evidence: customer deployments, availability and operational results, rather than development-platform demonstrations alone.
SiFive reported more than 500 design wins and more than 10 billion SiFive-based cores shipped by customers in its April 2026 blog. Those are company-reported figures; the blog does not provide the underlying customer-by-customer breakdown. SiFive also reported record 2025 revenue growth of more than 50% year over year, without supplying revenue amounts in that source. These figures indicate the company’s reported business momentum, but they do not establish data-center CPU market share or the performance of future products.
The practical takeaway is that this is an investment in the possibility of more architectural choice: customers may want licensed, customizable RISC-V IP for future data-center designs. The funding and ecosystem work make that possibility more credible as a roadmap, but the available evidence does not yet show a benchmark winner or broad production displacement of incumbent CPU architectures.
Do these 3 things before closing this tab:
1Repair Windows errors before they cause bigger problems2Scan for outdated or missing drivers - takes under a minute3Clear out junk files and repair common Windows errorsQuick Recap
Product prices and availability are accurate as of the date/time indicated and are subject to change. Any price and availability information displayed on Amazon at the time of purchase will apply.
