What’s actually slowing this PC down?

Pick the symptom - the matching free tool is one click away.

Special offer. See more information about Outbyte and uninstall instructions. Please review EULA and Privacy policy.

Not yet in EUV lithography. ASML remains the only supplier of EUV equipment identified in the OECD’s 2025 account of the advanced-photolithography market. Japan is pursuing a broader catch-up strategy: Rapidus is developing advanced logic with technical support from imec, Canon is commercializing a different patterning method called nanoimprint lithography (NIL), and the government is committing substantial support to semiconductor capacity. Those efforts show industrial momentum, not that Japan has matched ASML’s established EUV scanner platform.

What does “catching up on EUV” mean?

EUV lithography is a method of patterning semiconductor wafers using extreme ultraviolet light. The distinction matters: a company can develop advanced chips or sell advanced patterning equipment without making an EUV scanner. Japan’s activity spans both chip manufacturing and alternative lithography, but the evidence here does not show a Japanese-made EUV system competing with ASML.

The OECD’s 2025 value-chain report identifies ASML as the only provider of EUV equipment in the advanced-photolithography market it describes. Canon and Nikon are important Japanese lithography companies, but their presence in the wider lithography industry should not be mistaken for a second EUV supplier.

How established is ASML’s EUV platform?

ASML’s NXE platform projects EUV light onto 300 mm wafers. ASML says the platform uses light at a wavelength of 13.5 nm, generated from tin plasma. That wavelength describes the light used in exposure; it is not a direct measurement of a chip’s transistor size or manufacturing node.

Special offer. See more information about Outbyte and uninstall instructions. Please review EULA and Privacy policy.
#1 Best Overall
Esthepro Integrated Circuits Silicon Wafer Made by Copper Process (8 Inch)
  • Wafer Pattern May Vary from the Product Images. Great to be used as gift, display object, exhibition, educating demonstration, testing, decoration or your collection
  • Beautiful microchip pattern structure made by the advanced copper technology
  • 90~130nm minimum microchip feature Copper Characterization with TEOS or Black Diamond Low-k ILD on the single crystal silicon wafer
  • The original value of un-polished wafer is above $500
  • No guarantee for research and other applications

ASML’s NXE:3600D product information also states a 15–20% productivity-improvement capability over the NXE:3400C at a 30 mJ/cm² dose. This is ASML’s stated capability under the specified comparison, not an independent assessment of every fab’s output.

Japan’s challenge is therefore not simply to announce a machine with a small number attached to it. A competing platform would need to work as part of a manufacturing process at scale. The evidence cited here establishes ASML’s incumbent position and Japan’s initiatives, but does not establish a Japanese EUV scanner product.

Rank #2
Esthepro Integrated Circuits Silicon Wafer Made by Copper Process (12 Inch)
  • Wafer Pattern May Vary from the Product Images. Great to be used as gift, display object, exhibition, educating demonstration, testing, decoration or your collection
  • Beautiful microchip pattern structure made by the advanced copper technology
  • 90~130nm minimum microchip feature Copper Characterization with TEOS or Black Diamond Low-k ILD on the single crystal silicon wafer
  • The original value of un-polished wafer is above $500
  • No guarantee for research and other applications

What is Canon’s nanoimprint lithography, and is it an EUV replacement?

A different way to make patterns

Canon’s FPA-1200NZ2C uses NIL, not EUV projection exposure. In NIL, a patterned mask is pressed into resist, much like a stamp transferring a pattern. EUV instead uses a projection system to expose the wafer with EUV light. Canon describes NIL as an addition to its existing photolithography equipment lineup, not as an EUV scanner.

What Canon’s resolution figures mean

Canon’s October 13, 2023 product announcement and current product page specify a minimum linewidth of 14 nm, which Canon says is equivalent to a 5 nm logic node. Canon also says 10 nm may be possible with improvements to the mask. These are Canon’s equipment specifications and claims; a linewidth figure and a node-equivalence claim do not by themselves demonstrate that a complete process can manufacture leading-edge chips at high volume, with competitive yield and repeatability.

Special offer. See more information about Outbyte and uninstall instructions. Please review EULA and Privacy policy.
Rank #3
Integrated Circuit Real Chip, Uncut Ic Si Wafer Silicon, 5 in
  • 5 x 5 inches, 0.67 ounces, 0.03 inches thick. Some wafers are marked with alignment marks.
  • The pattern is produced by light diffraction, and its reflective appearance changes with the viewing angle.
  • Silicon wafers are fragile—please handle with care.
  • Circuit details can be examined under a microscope.

Canon argues NIL can reduce cost of ownership and power use. Those are vendor claims, not independently verified operating results in the evidence cited here. The practical comparison depends on production performance and the costs of integrating each technology into a manufacturing line, not just on nominal dimensions or energy claims.

What the first commercial shipment shows

On September 26, 2024, Canon announced shipment of an FPA-1200NZ2C to the Texas Institute for Electronics. That is evidence that Canon’s NIL equipment has moved into deployment. It is not evidence that NIL has displaced EUV in high-volume leading-edge logic, or that Canon has matched ASML’s EUV scanner capability.

Rank #4
Silicon Wafer 4inch P Type100 1-10Ω Single Side Polished Semiconductor Substrate【Nanosource】 (1)
  • Method: CZ ; Size: 4inch ;
  • Type: P-Type ; Dopant: B ; Orientation: 100 ;
  • Resistivity:1-10Ω ; Thickness: 525um±25 ;
  • Front Side: Polished ; Back Side: Etched ; TTV<10um;
  • [Nanosource] High Quality Silicon Wafer. Customized Products Available.

What are Rapidus and imec doing?

Rapidus is Japan’s advanced-logic manufacturing initiative. JapanGov reported on March 1, 2024 that Rapidus planned to establish a pilot production line in April 2025 and begin mass production in 2027. The same account described technical support from Belgium-based research organization imec for development of an EUV lithography system.

Those dates are announced targets, not confirmed outcomes. The cited material does not establish that Rapidus met the pilot-line target or began mass production. Nor does cooperation with imec mean that Rapidus has already developed or deployed its own EUV scanner. It describes technical support for EUV-system development within Japan’s wider effort to rebuild advanced-chip capability.

Special offer. See more information about Outbyte and uninstall instructions. Please review EULA and Privacy policy.
Best Value
Innconee Silicon Wafer 12 Inch Double-Sided Uncut Integrated Circuit Semiconductor Substrate Specimen Wafer Sheets for Science STEM Teaching Aid, Tech Geek Office Desk Decor Exhibition Gift
  • Genuine Silicon Wafer: crafted from high-purity silicon, this 12 inch silicon wafer features a precision double-side polished surface, delivering exceptional smoothness and mirror-like reflectivity on both sides, fitting well with tech decor needs; Please note: wafer pattern may vary from the product images
  • Genuine Uncut Ic Silicon Wafer: this is a genuine uncut IC silicon wafer, not a replica or model; It preserves the original circular wafer form applied in semiconductor manufacturing, allowing you to experience real chip substrate material up close
  • 12 Inch Large Size Versatile Display: with a full 12 inch diameter, this wafer provides a striking visual presence compared to smaller 6 or 8 inch wafers; Its larger size enhances the natural light interference patterns, creating subtle rainbow reflections under different lighting, ideal for desk display, office decor, exhibitions, or as a centerpiece for tech-inspired spaces; Silicon crystals are very fragile, please handle them as gently as possible
  • Practical Stem Education Tool: a valuable teaching tool for STEM education, this semiconductor substrate helps illustrate how integrated circuits are manufactured; Great for classrooms, labs, or personal learning, it allows students to better understand wafer structure, fabrication processes, and the foundation of modern electronics in a tangible way
  • Tech-inspired Gift: combining science and art, this silicon wafer makes a unique gift for engineers, programmers, students, and tech lovers, suitable for various gifting occasions without being overly decorative
Independent reader supportYour contribution helps us test, update, and keep practical guides available for everyone.Support on Ko-Fi

How do the approaches compare?

Approach Patterning method and stated figures What the evidence establishes
ASML NXE EUV Projection exposure using 13.5 nm EUV light on 300 mm wafers; ASML says light is generated from tin plasma. ASML states the NXE:3600D has a 15–20% productivity-improvement capability over NXE:3400C at 30 mJ/cm². The OECD’s 2025 report identifies ASML as the only EUV-equipment provider in the market it describes. The productivity comparison is an ASML-stated capability.
Canon FPA-1200NZ2C NIL A patterned mask is pressed into resist. Canon specifies 14 nm minimum linewidth, described by Canon as equivalent to a 5 nm logic node; Canon says 10 nm may be possible with mask improvements. Canon announced shipment to the Texas Institute for Electronics on September 26, 2024. This establishes equipment deployment, not EUV parity or replacement of EUV in high-volume leading-edge logic.
Rapidus with imec support Rapidus’ announced advanced-logic program includes imec technical support for EUV lithography-system development. The cited account does not state a Rapidus scanner wavelength or linewidth. JapanGov reported targets of an April 2025 pilot line and 2027 mass production on March 1, 2024. These are announced milestones; the cited information does not confirm completion.

Why is Japan putting public money behind chips?

Japan’s policy objective is to rebuild advanced semiconductor capability and strengthen supply-chain resilience. That is a broader industrial goal than producing an EUV scanner: it includes supporting domestic manufacturing, equipment and related investment. Public support can help fund capacity and development, but funding targets do not prove that a specific technology will meet production goals.

Japan’s Ministry of Economy, Trade and Industry (METI) AI and semiconductor framework, published in 2024 and updated in 2026, says Japan will provide more than ¥10 trillion in public support over seven years through 2030. The framework seeks more than ¥50 trillion in public-private investment and aims for about ¥160 trillion in economic effects. The public support is a government commitment; the investment and economic-effect figures are aims, not demonstrated results.

METI’s certified supply-assurance information lists Canon and Canon Semiconductor Equipment with a maximum subsidy of approximately ¥11.1 billion for the displayed plan. That is a plan-specific maximum, not evidence that Canon has received that amount or that the subsidy itself establishes NIL’s commercial competitiveness.

What should readers conclude?

Japan is rebuilding semiconductor capability through several complementary routes, but “catch-up” needs qualification. ASML retains the EUV position described by the OECD. Canon has brought a distinct NIL tool to shipment and promotes it as an additional patterning option; its figures do not prove EUV equivalence. Rapidus and imec represent a serious development effort, but the cited production milestones remain targets rather than verified achievements. The evidence supports a story of investment and industrial rebuilding—not a Japanese takeover or replacement of EUV lithography.

Special offer. See more information about Outbyte and uninstall instructions. Please review EULA and Privacy policy.

Quick Recap

Bestseller No. 1
Esthepro Integrated Circuits Silicon Wafer Made by Copper Process (8 Inch)
Esthepro Integrated Circuits Silicon Wafer Made by Copper Process (8 Inch)
Beautiful microchip pattern structure made by the advanced copper technology; The original value of un-polished wafer is above $500
$39.99
Bestseller No. 2
Esthepro Integrated Circuits Silicon Wafer Made by Copper Process (12 Inch)
Esthepro Integrated Circuits Silicon Wafer Made by Copper Process (12 Inch)
Beautiful microchip pattern structure made by the advanced copper technology; The original value of un-polished wafer is above $500
$49.99
Bestseller No. 3
Integrated Circuit Real Chip, Uncut Ic Si Wafer Silicon, 5 in
Integrated Circuit Real Chip, Uncut Ic Si Wafer Silicon, 5 in
5 x 5 inches, 0.67 ounces, 0.03 inches thick. Some wafers are marked with alignment marks.
$18.50
Bestseller No. 4
Silicon Wafer 4inch P Type100 1-10Ω Single Side Polished Semiconductor Substrate【Nanosource】 (1)
Silicon Wafer 4inch P Type100 1-10Ω Single Side Polished Semiconductor Substrate【Nanosource】 (1)
Method: CZ ; Size: 4inch ;; Type: P-Type ; Dopant: B ; Orientation: 100 ;; Resistivity:1-10Ω ; Thickness: 525um±25 ;
$18.50

Product prices and availability are accurate as of the date/time indicated and are subject to change. Any price and availability information displayed on Amazon at the time of purchase will apply.