Free tools Windows power users keep installed
One-click scans. No signup required.
Testing TSV-based 3D ICs requires more than adapting a conventional 2D test flow: through-silicon vias can develop opens, shorts, leakage, high resistance, and coupling problems, while bonding can hide interconnects from probes. A practical strategy tests dies before bonding, checks the stack as it is assembled where access permits, and tests the completed stack—using design-for-test (DfT), built-in self-test (BIST), specialized measurements, and carefully planned parallelism to reach faults without compounding bad-die or bonding risk.
Why TSV testing is harder than conventional 2D testing
A through-silicon via (TSV) carries a connection vertically through silicon so dies can be stacked. That interconnect brings new defect mechanisms as well as an access problem: once dies are bonded, some TSV endpoints and internal nodes are buried. A test may need to find a defect without direct probe access, and a passing result on one die does not by itself establish that the bonded connection works in the stack.
A 2011 Verigy article identified bonding shorts and opens, micro-voids, pinholes, and liner-crack risks associated with TSV processing. The defect can affect continuity, leakage, resistance, timing, or signal coupling. The relevant test content therefore depends on the stage and the purpose of the measurement: screening a die before assembly is different from verifying a bonded path or characterizing high-frequency behavior.
ATE must also balance measurement sensitivity with throughput. Large TSV populations make one-at-a-time probing unattractive, but testing many vias together can make it harder to isolate a failing via or account for coupling between neighboring vias. Irregular TSV placement adds further constraints to grouping and diagnosis.
Recommended Free Tools
#1 Best Overall
How the test flow works before, during, and after bonding
The main decision is when each property can still be tested with useful physical access. Testing earlier can reject defective components before more value is committed to stacking; later tests are needed to find defects introduced by bonding or assembly.
Prebond: screen dies while TSVs are accessible
Before bonding, a die can be tested for TSV-related defects while its structures are comparatively accessible. DfT structures, switched-capacitor sensing, and BIST can help expose or measure faults that ordinary functional patterns may not reach. Prebond screening is especially useful for identifying bad dies before they enter a stack, but it cannot verify a bond that has not yet been made.
Midbond or partial-stack: check interfaces as the stack grows
At an intermediate assembly stage, testing can target the newly formed interfaces before additional dies are added. This can help distinguish a defect associated with a particular bonding step from a failure found only in the finished stack. Access is design- and equipment-dependent: Verigy’s 2011 discussion described partial-stack test equipment and microbond probing as emerging solutions, not as universal capabilities.
Rank #2
- 【Accurate Detection of All Component Types, Meeting Core Semiconductor Testing Needs】 Auto-identifies 10+ semiconductor components incl. diodes, LED, BJTs, FETs, thyristors. No manual mode switching, suits scenarios: electronic maintenance, component screening
- 【Fully Automatic Operation Design, Easy for Beginners】 3 probes connect to pins (2 for 2-pin). Auto power-off unattended. Simple, intuitive, no professional background needed
- 【Short-Circuit Test Current Protection】Its test current into a short circuit is - 5.5mA up to 5.5mA. This limit prevents excessive current from damaging the instrument or the tested components during short-circuit conditions
- 【Output Voltage Rating Constraint】The device’s output is constrained by the - 5.1V up to 5.1V voltage rating to prevent excessive voltage stress on internal circuits and tested components
- 【Durable Design and Maintenance, Ensuring Stable Use】 Compact, shock-resistant. Replace yearly, auto low-battery prompt. Power-on self-test with fault code for troubleshooting, extending life
Final test: verify the assembled stack
After bonding, final test checks the completed device, including paths whose behavior depends on the assembled interconnect. Buried nodes limit direct probing, so test access must be designed into the chip or provided through accessible endpoints and test structures. A final pass is important, but it does not replace earlier screening: a defect found only after stacking may mean that already-assembled value cannot be recovered.
Which methods detect prebond TSV defects?
DfT and switched-capacitor sensing
Dedicated DfT can provide a controllable way to exercise TSV structures and observe their response. An IEEE Transactions on Very Large Scale Integration (VLSI) Systems paper published in 2018/2019 describes a switched-capacitor method for detecting TSV leakage faults, open faults, and high-resistance faults. The work evaluates test resolution, test time, and DfT area cost—important practical measures because a method’s fault coverage must be weighed against its on-chip overhead and the time needed to run it.
These measurements address different failure signatures: an open interrupts the intended path, leakage indicates unwanted conduction, and high resistance can leave a path technically connected but electrically degraded. The method’s published fault targets do not establish that it detects every TSV defect class, so it should be treated as one part of a test strategy rather than a universal substitute for other checks.
BIST using path-delay change
An A*STAR/Intel BIST approach uses a scan-switch network and converts variation in TSV-to-substrate resistance into a change in path delay. The reported approach is compatible with a standard DFT flow. Its value is that an electrical property can be observed through timing behavior without relying solely on a direct resistance measurement at each buried connection. The available description does not state its numeric coverage, test time, area overhead, or operating bandwidth, so those should be established for a particular implementation rather than assumed.
Resistance and delay are complementary observations
Switched-capacitor sensing and delay-based BIST observe TSV behavior in different ways. A direct measurement-oriented method can target leakage, opens, and high resistance; a delay-based method turns substrate-resistance variation into a timing effect. Neither description establishes complete coverage of bonding shorts, voids, pinholes, liner cracks, or RF coupling on its own. Select tests to match the defect risks and observability of the design.
What ATE and probing are needed for high-frequency TSV characterization?
Continuity or resistance screening does not characterize all high-frequency behavior. TSV parasitics and coupling can matter in RF and signal-integrity work, where the measurement setup itself can influence the observed result. Broadband probing and de-embedding are therefore needed to separate the TSV response from probe and fixture effects.
Rank #4
- Automatic identification of zeners, avalanche diodes, VDRs, TVS's
- Selectable test currents: 2mA, 5mA, 10mA and 15mA
- Test voltages are below levels described in the Low Voltage Directive 2006/95/EC, measures breakdown voltage (0.00V to 50.00V) with a resolution as fine as 20mV
- Fitted gold plated crocodile (alligator) clips.
- Full 1 year Manufacturers Warrenty
An IEEE microprobe and de-embedding study published in 2017 reported agreement between de-embedded results and analytical and full-wave models up to 40 GHz for TSV-pair characterization. That is evidence for the demonstrated measurement approach and frequency range; it is not a claim that every TSV, probe card, or production ATE setup is characterized accurately to 40 GHz. The required bandwidth depends on the application and the structures being measured.
How to compare TSV test approaches
The approaches differ in stage, access, and purpose. Published descriptions do not provide a common set of numerical results across methods, so unsupported values should not be inferred from the comparison.
| Approach | Typical stage and access | Established target or capability | Key trade-off or limit |
|---|---|---|---|
| Prebond DfT with switched-capacitor sensing | Prebond; designed test access to TSV structures | IEEE TVLSI paper (2018/2019) reports detection of leakage, open, and high-resistance faults | Test resolution, test time, and DfT area cost are evaluated; common numeric values are not stated in the available publication description |
| Scan-switch BIST based on path delay | Prebond; scan-switch network and timing path | A*STAR/Intel work maps TSV-to-substrate resistance variation into path-delay change and is compatible with a standard DFT flow | Numeric coverage, test time, DfT area, and bandwidth are not stated in the available description |
| Broadband microprobe with de-embedding | Physical probing for RF and signal-integrity characterization | IEEE study (2017) reports model agreement for TSV-pair characterization up to 40 GHz | Characterization bandwidth is established for the cited study, not for all TSV structures or production test setups |
| Grouped parallel test with embedded diagnosis | Postbond or stack-level access, depending on design | A 2025 IEEE study addresses irregular TSV placement, crosstalk, simultaneous coverage, and diagnosis time | Grouping must account for crosstalk and layout; no universal group size or numeric throughput gain is stated |
How to scale testing across large TSV populations
Testing a large population of vias sequentially can constrain throughput. Parallel test can exercise more TSVs at once, but it is not simply a matter of connecting every available via to the same measurement. Crosstalk can affect measurements, and irregular layouts can make clean groups difficult to form. Larger groups may improve simultaneous coverage while reducing the ease of pinpointing a faulty connection.
Quick wins for a faster PC:
Scan for outdated or missing drivers - takes under a minuteDriver Scan →Clear out junk files and repair common Windows errorsFree Scan →Fix the driver behind crashes, sound loss and screen glitchesFind Drivers →A 2025 IEEE study addresses these constraints with grouping and embedded diagnosis intended to increase simultaneous coverage while shortening test and diagnosis time. Its focus is a useful design direction, not evidence of a single grouping scheme that fits every stack. Grouping and diagnosis need to be co-designed around the layout, coupling behavior, available access, and required fault localization.
What the evidence says about ATE readiness
In a poll at the SEMI/IEEE International Workshop on ATE: ATE Vision 2020, 70% of attendees expressed uncertainty about 3D TSV test methodologies, according to Verigy authors writing in 2011. This is a historical measure of workshop attendees’ reported uncertainty at that event; it is not a current survey of the ATE industry or a measure of present-day test capability.
The technical picture is clearer when separated into three choices: when to test (prebond, intermediate stack, or final), what to test (such as opens, shorts, leakage, resistance, timing, and coupling), and how to access the relevant nodes. There is no one measurement that answers all three. A sound plan combines access designed into the die, stage-appropriate screening, and specialized probing or parallel diagnosis where the application requires it.
Quick Recap
Product prices and availability are accurate as of the date/time indicated and are subject to change. Any price and availability information displayed on Amazon at the time of purchase will apply.
